|
> >Workshops
 |
TERATEC 2025 Forum
The European meeting for Experts in High Power Digital
Simulation . HPC/HPDA . Artificial Intelligence . Quantum Computing
|
Workshop 05 - 9:30 am to 11:30 am
|
Continuum HPC / Edge / Embedded
Chaired by Thierry Collette, Director Information Science and Technology Group, Thales and Eric Monchalin, Vice-President, Head of Machine Intelligence, Eviden
Introduction
By Thierry Collette, Director Information Science and Technology Group, Thales and Eric Monchalin, Vice-President, Head of Machine Intelligence, Eviden
 |
Biography: Since April 2025, Thierry Collette is the Chief Program Officer of Thales CortAIx Labs, the research laboratory of Thales in the field of critical AI, Trustable IA and Embedded & distributed AI. Previously at Thales, he was the director of the Information Sciences and Techniques research group at Thales Research and Technology. Before joining Thales in 2019, Thierry Collette led the technology development division for embedded computing and components at CEA Leti & List for eight years. He contributed to set up the European Processor Initiative (EPI) in cooperation with industrial and academic partners. Previously, he was deputy director in charge of programs and strategy at CEA List. He holds several patents on multi-core architectures and has contributed to the creation of more than 10 startups, including Kalray and SiPearl. He holds an engineering degree in computer science and electrical engineering and a PhD in microelectronics. |
 |
Biography: Eric Monchalin is VP in charge of Machine Intelligence at Eviden, and Chairman of the European Processor Initiative consortium. He is committed to identifying emerging technological trends and transforming them into concrete competitive levers for customers. In this capacity, he leads the launch of new initiatives within Eviden's Big Data and Security entity. His career path has been forged through numerous R&D responsibilities, in fields such as embedded systems, communications, storage, artificial intelligence and high-performance computing. |
For any other information regarding the workshops, please contact :
Jean-Pascal JEGU
Tel : +33 (0)9 70 65 02 10
jean-pascal.jegu@teratec.fr
Campus TERATEC
2, rue de la Piquetterie
91680 BRUYERES-LE-CHATEL
France
|
|