


© Iulia Ghimisli - Fotolia.com/cea

SILICON BASED QUANTUM COMPUTING








Access to platforms

nanocaracterisation / 200 & 300 mm Si / analog & rf IC design / (LT) probe stations / cryogeny / simulation & modeling / low level software development / ...


Open the path to Scalable Quantum Accelerator to Solve Useful Problems








SEMICONDUCTOR SPIN QUBITS IN 1 SLIDE


Gate defined quantum dots + \vec{B} \longrightarrow Spin degree of freedom of (an) electrons




Wide-spacer CMOS quantum dots using SET



effect of detuning *



effect of exchange gate *



typical spacing of 100 nm

10^6 qubits in $100\ \mu\text{m} \times 100\ \mu\text{m}$

Integration of discrete components (form factor reduction & SNR improvement)


Better interface control

Better thickness control

Better chemical composition control

Better critical dimensions control

thanks to VLSI technology




LEVERAGING SI SPIN QUBITS SCALABILITY


typical spacing of 100 nm

10^6 qubits in $100\ \mu\text{m} \times 100\ \mu\text{m}$



$2n$ wires
 n^2 qubits



cross bar like solution






parallel operations




intricated networks

adapted from Ruoyu et al., DOI: 10.1126/sciadv.aar3960




Meunier, De Franceschi, Vinet, Hutin (2017)




Urdampilleta et al.,
arXiv:1809.04584

T° of operation	Typical cooling power
20mK	30μW
100mK	1mW
1K	100mW-1W




FDSOI Cryo CMOS


More to come @ISSCC'2020



Quantum parameter extraction
with our cryo control circuits

of MOS ~ between 2 and 20 millions digital MOS @ full activity @ 1K






Room
Temperature

Cryo

Run-time SW and algorithms

Lab equipment




HW drivers




Qubit array & fanout

Control electronics
as Interposer



PCB
substrate



Cryostat

Si spin qubit in CMOS geometry

2D array with control procedure

Vision for large scale architecture

Path defined with applicability as a driver

Still a long way to go... but a good roadmap !